



가 ,
 OLT가 가
 ONU OLT가 OLT
 Broadcast
 OLT source MAC 가
 Source
 PON 가
 LLID(Logical Link ID)
 OLT ONU가
 LLID



1. EPON

ONU
 ONU가 LLID
 ONU가 LLID , anti-LLID
 LLID EPON ONU가
 EPON OLT ONU가
 (auto-discovery) OLT ONU ONU
 link emulation LLID 1
 ONU LLID
 OLT LLID
 ONU가
 EPON EPON
 MAC (MAC Control) MPCP(Multi
 Point Control Protocol)
 MPCP OLT ONU
 Opcode 가 Type
 FCS 64 MPCP
 6가 가 OLT가 ONU
 , ONU가
 , ONU가
 OLT가 LLID
 가, ONU
 OLT
 가
 LLID MPCP
 가


2 EPON OLT
 ONU link가 emulated
 MAC 가
 client
 MAC 가
 OLT MAC
 MAC ONU LLID
 MAC ONU LLID
 MAC LLID
 MAC LLID
 port LLID 가
 EPON
 LLID 가



2. EPON

EPON OLT가 ONU
 ONU
 OLT ONU
 OLT가 ONU

가
 가 32
 가 16
 가 1
 OLT
 ONU
 MPCP
 OLT
 ONU
 MPCP
 ONU
 ONU
 ONU +
 ONU가 OLT MPCP
 가
 OLT
 +
 OLT




3. EPON

ONU MPCP
 ONU
 ONU RTT(Round Trip Time)
 RTT ONU
 가 ONU
 ONU가
 가
 ONU RTT
 RTT
 RTT가 ONU
 RTT
 가 RTT
 RTT
 ONU
 RTT
 OLT
 ONU
 report
 MPCP
 MPCP
 ONU RTT
 ONU RTT
 RTT
 FCS
 FCS
 LLID MIB
 3.2


EPON CPU가
 MPCP
 ,
 ,
 가
 CPU
 CPU가
 report
 MPCP
 MPCP
 ONU RTT
 ONU RTT
 RTT
 FCS
 FCS
 LLID MIB
 3.2

3.
 3.1
 EPON (EPMC) FPGA
 3 EPON
 MAC Control 31.25MHz 32
 8 125MHz
 PON
 NP(Network Processor)
 LLID Ethernet
 MAC
 MAC
 entry
 가
 EPMC
 NP
 EPON
 LAN shared LAN
 MAC Control EPON
 MPCP
 MAC
 MPCP



4. EPON

가 PON
 MAC 가
 OLT MPCP 가 OLT
 가 MPCP
 OLT
 DBA
 window
 CPU MPCP / FCS
 , MIB EPON
 4.
 5 OLT ONU




6. EPON



7. ONU

5.
 가 EPON FPGA 가
 EPON PON
 DBA, FEC, Security
 가
 ASIC EPON PCS
 FPGA
 ASIC 가
 MIC
 6 EPON
 DBA 가

5.
 가 EPON FPGA 가
 EPON PON
 DBA, FEC, Security
 가
 ASIC EPON PCS
 FPGA
 ASIC 가
 MIC



5.

[1] IEEE STD 802.3, 2000 Edition, 2000

[2] IEEE 802.3ah Draft Document Structure for P802.3ah/D1.1, 2002